I forgot the Chips&Media H.264 IP block, which is basically two cores with their distinct firmware. Oh yeah, and the *IN-PACKAGE* 512 MiB of DDR3, and the fact that the mask ROM brings BL2 up inside the TPU's SRAM prior to DDR init.
All in the package in the upper left 🔼